首页
OALib 期刊
快速投稿通道
我的图书馆
常见问题
关于我们
关注我们+
Biomedical & Life Sciences
Business & Economics
Chemistry & Materials Science
Computer Science & Communications
Engineering
Medicine & Healthcare
Physics & Mathematics
Social Sciences & Humanities
Biomedical & Life Sciences
Business & Economics
Chemistry & Materials Science
Computer Science & Communications
Engineering
Medicine & Healthcare
Physics & Mathematics
Social Sciences & Humanities
LinkedIn (OALib Group)
LinkedIn (OALib Company Page)
Facebook
Twitter
全部
标题
作者
关键词
摘要
OALib Journal期刊
ISSN: 2333-9721
费用:99美元
投递稿件
为什么选择我们?
>>
- 开源期刊
- 同行审议
- 快速出刊
- 终身存储
- 免费检索
- 免费推广
- 更多...
- 搜索引擎
-
ISSN Print: 1687-7195
ISSN Online:
主页:
https://www.hindawi.com/journals/ijrc/
分享:
Go
Dimension Reduction Using Quantum Wavelet Transform on a High-Performance Reconfigurable Computer
El-Araby
,
Esam
,
Mahmud
,
Naveed
SIFO: Secure Computational Infrastructure Using FPGA Overlays
Fang
,
Xin
,
Ioannidis
,
Stratis
,
Leeser
,
Miriam
FPGA Implementation of an Improved Reconfigurable FSMIM Architecture Using Logarithmic Barrier Function Based Gradient Descent Approach
Das
,
Nitish
,
P
,
Aruna Priya
A Real-Time Capable Dynamic Partial Reconfiguration System for an Application-Specific Soft-Core Processor
Fengler
,
Wolfgang
,
Kerling
,
Philipp
,
Kirchhoff
,
Michael
,
Streitferdt
,
Detlef
From FPGA to Support Cloud to Cloud of FPGA: State of the Art
Fresse
,
Virginie
,
Jamont
,
Jean Paul
,
Malek
,
Jihene
,
Skhiri
,
Rym
,
Suffran
,
Benoit
Automatic Pipelining and Vectorization of Scientific Code for FPGAs
Nabi
,
Syed Waqar
,
Vanderbauwhede
,
Wim
ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
Ait El Cadi
,
Abdessamad
,
Ali
,
Karim M. A.
,
Ben Atitallah
,
Rabie
,
Dekeyser
,
Jean-Luc
,
Fakhfakh
,
Nizar
Translating Timing into an Architecture: The Synergy of COTSon and HLS (Domain Expertise—Designing a Computer Architecture via HLS)
Giorgi
,
Roberto
,
Khalili
,
Farnam
,
Procaccini
,
Marco
An FPGA-Based Hardware Accelerator for CNNs Using On-Chip Memories Only: Design and Benchmarking with Intel Movidius Neural Compute Stick
Benelli
,
Gionata
,
Dinelli
,
Gianmarco
,
Fanucci
,
Luca
,
Meoni
,
Gabriele
,
Rapuano
,
Emilio
AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation
Vipin
,
Kizheppatt
Exposing End-to-End Delay in Software-Defined Networking
Liu
,
Bin
,
Zhang
,
Ting
Implementing and Evaluating an Heterogeneous, Scalable, Tridiagonal Linear System Solver with OpenCL to Target FPGAs, GPUs, and CPUs
Banks
,
Jasmine E.
,
Kelson
,
Neil A.
,
Macintosh
,
Hamish J.
Go